Using (1) and (2) a generalized Energy Function E is con- 
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ANN based architectures. b e i i parallel computing networks, can provide a better alternative to conventional Arithmetic processor design for improving speed. Morisue and Koinuma [11 have attempted using Hopfield Neural Network [2] for digital arithmetic processing application. However, the scheme lacks generalized formulation and the implementation is not optimized for Si area. In this paper, we propose a generalized ANN base digital multiplier and its realization using combination of conventional digital gates and ANN. We also propose active loads to replace resistive elements to introduce programmability of weights.
Digital Multiplier
We where Tij is the value of the weight between neuron i and j. The weight (conductance) TKjn from the product of the jth bit of data stream X and kth bit of Y; i.e. 5Yk to the ith neuron in the network is given by
The input umductances from reference voltage (-5V) for the i* Neuron in the multiplier neural network is given by
Active Load
We propose design of active loads[31, with extended range of linearity to be used with the Hopfield network to replace the passive (resistive) loads which occupy larger Si area. In the circuit of active load shown in Fig. 1 ,
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VLSI Implementation
The proposed Neuron circuit designed in lpm CMOS Technology, is shown in Fig.2 . The proposed multiplier and adder networks also require smaller area in comparison to the RNS based multipliers and adders.
Results
Conclusions
An ANN using a generalized Energy function for the multiplication is designed. Constant delays of operation for 1,2 and 8 bit adders and for 2 and 4 bit multipliers confirm the claim that ANN based digital hardware for these functions can prove to be very useful due to its parallel computation.
